aboutsummaryrefslogtreecommitdiff
path: root/test/chisel3/Risc.fir
diff options
context:
space:
mode:
Diffstat (limited to 'test/chisel3/Risc.fir')
-rw-r--r--test/chisel3/Risc.fir66
1 files changed, 0 insertions, 66 deletions
diff --git a/test/chisel3/Risc.fir b/test/chisel3/Risc.fir
deleted file mode 100644
index 1a4d21e5..00000000
--- a/test/chisel3/Risc.fir
+++ /dev/null
@@ -1,66 +0,0 @@
-circuit Risc :
- module Risc :
- output out : UInt(32)
- output valid : UInt(1)
- input boot : UInt(1)
- input isWr : UInt(1)
- input wrAddr : UInt(8)
- input wrData : UInt(32)
-
- mem file : UInt(32)[256]
- mem code : UInt(32)[256]
- node T_51 : UInt(8) = UInt(0, 8)
- reg pc : UInt(8)
- pc.init := T_51
- node add_op : UInt(1) = UInt(0, 1)
- node imm_op : UInt(1) = UInt(1, 1)
- accessor inst = code[pc]
- node op : UInt = bits(inst, 31, 24)
- node rci : UInt = bits(inst, 23, 16)
- node rai : UInt = bits(inst, 15, 8)
- node rbi : UInt = bits(inst, 7, 0)
- node T_52 : UInt(1) = UInt(0, 1)
- node T_53 : UInt(1) = equal(rai, T_52)
- node T_54 : UInt(1) = UInt(0, 1)
- accessor T_55 = file[rai]
- node ra : UInt = multiplex(T_53, T_54, T_55)
- node T_56 : UInt(1) = UInt(0, 1)
- node T_57 : UInt(1) = equal(rbi, T_56)
- node T_58 : UInt(1) = UInt(0, 1)
- accessor T_59 = file[rbi]
- node rb : UInt = multiplex(T_57, T_58, T_59)
- wire rc : UInt(32)
- node T_60 : UInt(1) = UInt(0, 1)
- valid := T_60
- node T_61 : UInt(1) = UInt(0, 1)
- out := T_61
- node T_62 : UInt(1) = UInt(0, 1)
- rc := T_62
- when isWr :
- accessor T_63 = code[wrAddr]
- T_63 := wrData
- else : when boot :
- node T_64 : UInt(1) = UInt(0, 1)
- pc := T_64
- else :
- node T_65 : UInt(1) = equal(add_op, op)
- when T_65 :
- node T_66 : UInt = add-mod(ra, rb)
- rc := T_66
- node T_67 : UInt(1) = equal(imm_op, op)
- when T_67 :
- node T_68 : UInt = shift-left(rai, 8)
- node T_69 : UInt = bit-or(T_68, rbi)
- rc := T_69
- out := rc
- node T_70 : UInt(8) = UInt(255, 8)
- node T_71 : UInt(1) = equal(rci, T_70)
- when T_71 :
- node T_72 : UInt(1) = UInt(1, 1)
- valid := T_72
- else :
- accessor T_73 = file[rci]
- T_73 := rc
- node T_74 : UInt(1) = UInt(1, 1)
- node T_75 : UInt = add-mod(pc, T_74)
- pc := T_75 \ No newline at end of file