aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/main/scala/firrtl/passes/wiring/WiringTransform.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/main/scala/firrtl/passes/wiring/WiringTransform.scala b/src/main/scala/firrtl/passes/wiring/WiringTransform.scala
index 9528c0b7..a4f7245b 100644
--- a/src/main/scala/firrtl/passes/wiring/WiringTransform.scala
+++ b/src/main/scala/firrtl/passes/wiring/WiringTransform.scala
@@ -87,7 +87,7 @@ class WiringTransform extends Transform with SimpleRun {
case (0, 0, p, 0) => state.copy(annotations = None)
case (s, t, p, c) if (p > 0) & (s == t) & (t == c) =>
val wis = tops.foldLeft(Seq[WiringInfo]()) { case (seq, (pin, top)) =>
- seq :+ WiringInfo(sources(pin), comp(pin), sinks(pin), pin, top)
+ seq :+ WiringInfo(sources(pin), comp(pin), sinks("pin:" + pin), pin, top)
}
state.copy(circuit = runPasses(state.circuit, passSeq(wis)), annotations = None)
case _ => error("Wrong number of sources, tops, or sinks!")