aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/main/scala/firrtl/analyses/CircuitGraph.scala14
1 files changed, 7 insertions, 7 deletions
diff --git a/src/main/scala/firrtl/analyses/CircuitGraph.scala b/src/main/scala/firrtl/analyses/CircuitGraph.scala
index a5c811c6..426fd012 100644
--- a/src/main/scala/firrtl/analyses/CircuitGraph.scala
+++ b/src/main/scala/firrtl/analyses/CircuitGraph.scala
@@ -36,25 +36,25 @@ object CircuitGraph {
*
* @param connectionGraph Source-to-sink connectivity graph
*/
-class CircuitGraph private[analyses] (val connectionGraph: ConnectionGraph) {
+class CircuitGraph private[analyses] (connectionGraph: ConnectionGraph) {
// Reverse (sink-to-source) connectivity graph
- lazy val reverseConnectionGraph = connectionGraph.reverseConnectionGraph
+ private lazy val reverseConnectionGraph = connectionGraph.reverseConnectionGraph
// AST Circuit
- val circuit = connectionGraph.circuit
+ private val circuit = connectionGraph.circuit
// AST Information
- val irLookup = connectionGraph.irLookup
+ private val irLookup = connectionGraph.irLookup
// Module/Instance Hierarchy information
- lazy val instanceGraph = new InstanceGraph(circuit)
+ private lazy val instanceGraph = new InstanceGraph(circuit)
// Per module, which modules does it instantiate
- lazy val moduleChildren = instanceGraph.getChildrenInstanceOfModule
+ private lazy val moduleChildren = instanceGraph.getChildrenInstanceOfModule
// Top-level module target
- val main = ModuleTarget(circuit.main, circuit.main)
+ private val main = ModuleTarget(circuit.main, circuit.main)
/** Given a signal, return the signals that it drives
* @param source