aboutsummaryrefslogtreecommitdiff
path: root/src/test
diff options
context:
space:
mode:
Diffstat (limited to 'src/test')
-rw-r--r--src/test/resources/blackboxes/ParameterizedExtModuleTester.fir2
-rw-r--r--src/test/scala/firrtlTests/ExtModuleTests.scala27
2 files changed, 28 insertions, 1 deletions
diff --git a/src/test/resources/blackboxes/ParameterizedExtModuleTester.fir b/src/test/resources/blackboxes/ParameterizedExtModuleTester.fir
index 3167cded..b6771bd5 100644
--- a/src/test/resources/blackboxes/ParameterizedExtModuleTester.fir
+++ b/src/test/resources/blackboxes/ParameterizedExtModuleTester.fir
@@ -15,7 +15,7 @@ circuit ParameterizedExtModuleTester :
output bar : UInt<16>
defname = ParameterizedExtModule
- parameter VALUE = 2
+ parameter VALUE = '2\'d2'
parameter STRING = "two"
parameter REAL = 2.6E50
parameter TYP = 'bit [1:0]'
diff --git a/src/test/scala/firrtlTests/ExtModuleTests.scala b/src/test/scala/firrtlTests/ExtModuleTests.scala
new file mode 100644
index 00000000..89c13b5e
--- /dev/null
+++ b/src/test/scala/firrtlTests/ExtModuleTests.scala
@@ -0,0 +1,27 @@
+// See LICENSE for license details.
+
+package firrtlTests
+
+import org.scalatest.Matchers
+import firrtl._
+
+class ExtModuleTests extends FirrtlFlatSpec {
+ "extmodule" should "serialize and re-parse equivalently" in {
+ val input =
+ """circuit Top :
+ | extmodule Top :
+ | input y : UInt<0>
+ | output x : UInt<1>
+ |
+ | defname = ParameterizedExtModule
+ | parameter VALUE = 1
+ | parameter VALUE2 = '2\'d2'
+ | parameter STRING = "one"
+ | parameter REAL = -1.7
+ | parameter TYP = 'bit'
+ | """.stripMargin
+ val parsed = parse(input)
+ (parse(parsed.serialize)) should be (parsed)
+ }
+}
+