aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/passes/memlib/DecorateMems.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/main/scala/firrtl/passes/memlib/DecorateMems.scala')
-rw-r--r--src/main/scala/firrtl/passes/memlib/DecorateMems.scala6
1 files changed, 2 insertions, 4 deletions
diff --git a/src/main/scala/firrtl/passes/memlib/DecorateMems.scala b/src/main/scala/firrtl/passes/memlib/DecorateMems.scala
index 7d537387..14bd9e44 100644
--- a/src/main/scala/firrtl/passes/memlib/DecorateMems.scala
+++ b/src/main/scala/firrtl/passes/memlib/DecorateMems.scala
@@ -4,16 +4,14 @@ package firrtl
package passes
package memlib
-import firrtl.options.PreservesAll
import firrtl.stage.Forms
-class CreateMemoryAnnotations(reader: Option[YamlFileReader]) extends Transform
- with DependencyAPIMigration
- with PreservesAll[Transform] {
+class CreateMemoryAnnotations(reader: Option[YamlFileReader]) extends Transform with DependencyAPIMigration {
override def prerequisites = Forms.MidForm
override def optionalPrerequisites = Seq.empty
override def optionalPrerequisiteOf = Forms.MidEmitters
+ override def invalidates(a: Transform) = false
def execute(state: CircuitState): CircuitState = reader match {
case None => state