diff options
| author | azidar | 2016-01-15 18:34:51 -0800 |
|---|---|---|
| committer | azidar | 2016-01-16 14:28:19 -0800 |
| commit | 3dd1f61564eacba1b11c163b2f6e74490ea21c94 (patch) | |
| tree | d0b260c4b2b2108aff0cfed1b11a8d68f6dddf34 /test | |
| parent | dede3ab60e2fc6a8cabca32b59f1ef55556b0a92 (diff) | |
Reworked Verilog emission of registers to if/else instead of ?:
Diffstat (limited to 'test')
0 files changed, 0 insertions, 0 deletions