diff options
| author | azidar | 2015-08-18 15:10:17 -0700 |
|---|---|---|
| committer | azidar | 2015-08-18 15:10:17 -0700 |
| commit | dc80d4f52a76aab8fcf0053b988658dd3857270c (patch) | |
| tree | 6858a792889c149698d81e0611a6fdde4ac21fd9 /test/chisel3/ModuleWire.fir | |
| parent | 934c9953718dea1c12d8517ee5526cdbe5035a5e (diff) | |
Emit random initialization instead of zero initialization for Verilog reg
Diffstat (limited to 'test/chisel3/ModuleWire.fir')
0 files changed, 0 insertions, 0 deletions