aboutsummaryrefslogtreecommitdiff
path: root/src/test
diff options
context:
space:
mode:
authorJack Koenig2018-10-31 14:59:40 -0700
committerJack Koenig2018-10-31 15:22:26 -0700
commit9bc2e6daaf3a3a08aefe485aa924c820689de981 (patch)
tree5626a130bc1607e6a4c68eec864b7944f3a322e8 /src/test
parent8d599182114306f77d098ba7effa836328b1e802 (diff)
Remove all uses of get_flip and deprecate
It is O(n) and every use is in an O(n) iteration resulting in O(n^2). Same information can be extracted from create_exps which happens to also be called at every use of get_flip.
Diffstat (limited to 'src/test')
-rw-r--r--src/test/scala/firrtlTests/UnitTests.scala1
-rw-r--r--src/test/scala/firrtlTests/WidthSpec.scala5
2 files changed, 6 insertions, 0 deletions
diff --git a/src/test/scala/firrtlTests/UnitTests.scala b/src/test/scala/firrtlTests/UnitTests.scala
index 62ed561e..2cf9c001 100644
--- a/src/test/scala/firrtlTests/UnitTests.scala
+++ b/src/test/scala/firrtlTests/UnitTests.scala
@@ -95,6 +95,7 @@ class UnitTests extends FirrtlFlatSpec {
ResolveKinds,
InferTypes,
CheckTypes,
+ ResolveGenders,
ExpandConnects)
val input =
"""circuit Unit :
diff --git a/src/test/scala/firrtlTests/WidthSpec.scala b/src/test/scala/firrtlTests/WidthSpec.scala
index 9ca965f6..ab8cb7ac 100644
--- a/src/test/scala/firrtlTests/WidthSpec.scala
+++ b/src/test/scala/firrtlTests/WidthSpec.scala
@@ -53,6 +53,7 @@ class WidthSpec extends FirrtlFlatSpec {
ResolveKinds,
InferTypes,
CheckTypes,
+ ResolveGenders,
InferWidths,
CheckWidths)
val input =
@@ -75,6 +76,7 @@ class WidthSpec extends FirrtlFlatSpec {
ResolveKinds,
InferTypes,
CheckTypes,
+ ResolveGenders,
InferWidths,
CheckWidths)
val input =
@@ -93,6 +95,7 @@ class WidthSpec extends FirrtlFlatSpec {
ResolveKinds,
InferTypes,
CheckTypes,
+ ResolveGenders,
InferWidths,
CheckWidths)
val input =
@@ -117,6 +120,7 @@ class WidthSpec extends FirrtlFlatSpec {
ResolveKinds,
InferTypes,
CheckTypes,
+ ResolveGenders,
InferWidths)
val input =
"""circuit Unit :
@@ -138,6 +142,7 @@ class WidthSpec extends FirrtlFlatSpec {
ResolveKinds,
InferTypes,
CheckTypes,
+ ResolveGenders,
InferWidths)
val input =
"""circuit Unit :