aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/transforms
diff options
context:
space:
mode:
authorJiuyang Liu2021-11-24 02:56:03 +0800
committerGitHub2021-11-23 10:56:03 -0800
commit16714d6abeab5140e97d8370e8b901b4eb816fde (patch)
tree5a07525d3e323f12f25d757f38121b81f0933591 /src/test/scala/firrtlTests/transforms
parent8bc8a11514d50d1228872e3dd68347c75fea0e4e (diff)
fix tests that depend on Driver (#2429)
Co-authored-by: sinofp <sinofp@tuta.io>
Diffstat (limited to 'src/test/scala/firrtlTests/transforms')
-rw-r--r--src/test/scala/firrtlTests/transforms/TopWiringTest.scala17
1 files changed, 10 insertions, 7 deletions
diff --git a/src/test/scala/firrtlTests/transforms/TopWiringTest.scala b/src/test/scala/firrtlTests/transforms/TopWiringTest.scala
index 1cee9f74..050c57c8 100644
--- a/src/test/scala/firrtlTests/transforms/TopWiringTest.scala
+++ b/src/test/scala/firrtlTests/transforms/TopWiringTest.scala
@@ -9,6 +9,7 @@ import firrtl._
import firrtl.ir.{GroundType, IntWidth, Type}
import firrtl.Parser
import firrtl.annotations.{CircuitName, ComponentName, ModuleName, Target}
+import firrtl.stage.FirrtlStage
import firrtl.transforms.TopWiring._
import firrtl.testutils._
@@ -604,18 +605,20 @@ class TopWiringTests extends MiddleTransformSpec with TopWiringTestsCommon {
"firrtl.transforms.TopWiring.TopWiringTransform",
"--input-file",
inputFile,
- "--top-name",
- "Top",
"--compiler",
"low",
"--info-mode",
"ignore"
)
- firrtl.Driver.execute(args) match {
- case FirrtlExecutionSuccess(_, emitted) =>
- parse(emitted).serialize should be(parse(input).serialize)
- case _ => fail
- }
+ val emitted =
+ try {
+ (new FirrtlStage)
+ .execute(args, Seq())
+ .collectFirst { case EmittedFirrtlCircuitAnnotation(value) => value }
+ .get
+ .value
+ } catch { case _: Throwable => fail }
+ parse(emitted).serialize should be(parse(input).serialize)
}
"TopWiringTransform" should "remove TopWiringAnnotations" in {