aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/formal/AssertSubmoduleAssumptionsSpec.scala
diff options
context:
space:
mode:
authorchick2020-08-14 19:47:53 -0700
committerJack Koenig2020-08-14 19:47:53 -0700
commit6fc742bfaf5ee508a34189400a1a7dbffe3f1cac (patch)
tree2ed103ee80b0fba613c88a66af854ae9952610ce /src/test/scala/firrtlTests/formal/AssertSubmoduleAssumptionsSpec.scala
parentb516293f703c4de86397862fee1897aded2ae140 (diff)
All of src/ formatted with scalafmt
Diffstat (limited to 'src/test/scala/firrtlTests/formal/AssertSubmoduleAssumptionsSpec.scala')
-rw-r--r--src/test/scala/firrtlTests/formal/AssertSubmoduleAssumptionsSpec.scala16
1 files changed, 8 insertions, 8 deletions
diff --git a/src/test/scala/firrtlTests/formal/AssertSubmoduleAssumptionsSpec.scala b/src/test/scala/firrtlTests/formal/AssertSubmoduleAssumptionsSpec.scala
index edfd31d3..e413a70d 100644
--- a/src/test/scala/firrtlTests/formal/AssertSubmoduleAssumptionsSpec.scala
+++ b/src/test/scala/firrtlTests/formal/AssertSubmoduleAssumptionsSpec.scala
@@ -1,4 +1,3 @@
-
package firrtlTests.formal
import firrtl.{CircuitState, Parser, Transform, UnknownForm}
@@ -7,24 +6,25 @@ import firrtl.transforms.formal.AssertSubmoduleAssumptions
import firrtl.stage.{Forms, TransformManager}
class AssertSubmoduleAssumptionsSpec extends FirrtlFlatSpec {
- behavior of "AssertSubmoduleAssumptions"
+ behavior.of("AssertSubmoduleAssumptions")
- val transforms = new TransformManager(Forms.HighForm, Forms.MinimalHighForm)
- .flattenedTransformOrder ++ Seq(new AssertSubmoduleAssumptions)
+ val transforms = new TransformManager(Forms.HighForm, Forms.MinimalHighForm).flattenedTransformOrder ++ Seq(
+ new AssertSubmoduleAssumptions
+ )
def run(input: String, check: Seq[String], debug: Boolean = false): Unit = {
val circuit = Parser.parse(input.split("\n").toIterator)
- val result = transforms.foldLeft(CircuitState(circuit, UnknownForm)) {
- (c: CircuitState, p: Transform) => p.runTransform(c)
+ val result = transforms.foldLeft(CircuitState(circuit, UnknownForm)) { (c: CircuitState, p: Transform) =>
+ p.runTransform(c)
}
- val lines = result.circuit.serialize.split("\n") map normalized
+ val lines = result.circuit.serialize.split("\n").map(normalized)
if (debug) {
println(lines.mkString("\n"))
}
for (ch <- check) {
- lines should contain (ch)
+ lines should contain(ch)
}
}