aboutsummaryrefslogtreecommitdiff
path: root/src/test/scala/firrtlTests/execution
diff options
context:
space:
mode:
authorCarlos Eduardo2021-11-23 22:22:55 -0300
committerGitHub2021-11-23 17:22:55 -0800
commit82da33135fcac1a81e8ea95f47626e80b4e80fd1 (patch)
tree5a219f37de33e4c25290f08fd99858b44042f0b6 /src/test/scala/firrtlTests/execution
parent19bfd946d5e8b19ee713d70686bba942471cfb6f (diff)
Enable memory initialization in synthesis for FPGA targets (#2430)
Diffstat (limited to 'src/test/scala/firrtlTests/execution')
0 files changed, 0 insertions, 0 deletions