diff options
| author | Albert Magyar | 2019-10-21 12:10:51 -0700 |
|---|---|---|
| committer | GitHub | 2019-10-21 12:10:51 -0700 |
| commit | b43288d588d04775230456ca85fa231a8cf397fe (patch) | |
| tree | 0933b15baca7520faf5aae0f9e1fc60bb36390d4 /src/test/scala/firrtlTests/ExtModuleTests.scala | |
| parent | fd981848c7d2a800a15f9acfbf33b57dd1c6225b (diff) | |
| parent | 24f7d90b032f7058ae379ff3592c9d29c7f987e7 (diff) | |
Merge pull request #1202 from freechipsproject/fix-verilog-mem-delay-en
Fix handling of read enables for write-first (default) memories in VerilogMemDelays
Diffstat (limited to 'src/test/scala/firrtlTests/ExtModuleTests.scala')
0 files changed, 0 insertions, 0 deletions