aboutsummaryrefslogtreecommitdiff
path: root/src/main
diff options
context:
space:
mode:
authorAlbert Magyar2020-05-18 12:16:04 -0700
committerGitHub2020-05-18 19:16:04 +0000
commit41d0d6960891e1823a7db37b5f93863bff4eb24d (patch)
treed7e2ac28d79aac195cfc0fd4eba704d1c4abc607 /src/main
parent87d3f8200ab7e05e07bdf36fa518219b8bd08513 (diff)
Don't try deduping the main module of a circuit (#1594)
Diffstat (limited to 'src/main')
-rw-r--r--src/main/scala/firrtl/transforms/Dedup.scala3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/main/scala/firrtl/transforms/Dedup.scala b/src/main/scala/firrtl/transforms/Dedup.scala
index d0df9e32..c3149e55 100644
--- a/src/main/scala/firrtl/transforms/Dedup.scala
+++ b/src/main/scala/firrtl/transforms/Dedup.scala
@@ -53,7 +53,8 @@ class DedupModules extends Transform with DependencyAPIMigration with PreservesA
if (state.annotations.contains(NoCircuitDedupAnnotation)) {
state
} else {
- val noDedups = state.annotations.collect { case NoDedupAnnotation(ModuleName(m, c)) => m }
+ // Don't try deduping the main module of the circuit
+ val noDedups = state.circuit.main +: state.annotations.collect { case NoDedupAnnotation(ModuleName(m, c)) => m }
val (newC, renameMap) = run(state.circuit, noDedups, state.annotations)
state.copy(circuit = newC, renames = Some(renameMap))
}