aboutsummaryrefslogtreecommitdiff
path: root/src/main/stanza/compilers.stanza
diff options
context:
space:
mode:
authorjackbackrack2015-05-19 16:08:17 -0700
committerjackbackrack2015-05-19 16:08:17 -0700
commitf98ef93a1562357412fd1fce4b1f453f8a33572a (patch)
tree712f6f7d77c1f9267652e2438a5d7dde60217032 /src/main/stanza/compilers.stanza
parentf4edadb530297f4f3e293c81c0d8414f8279b65b (diff)
parent8feaa0a5ae0479b4063771202d7ad0e93d39c247 (diff)
merge
Diffstat (limited to 'src/main/stanza/compilers.stanza')
-rw-r--r--src/main/stanza/compilers.stanza2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/main/stanza/compilers.stanza b/src/main/stanza/compilers.stanza
index e912d3a0..901f6100 100644
--- a/src/main/stanza/compilers.stanza
+++ b/src/main/stanza/compilers.stanza
@@ -52,7 +52,7 @@ public defmethod passes (c:StandardVerilog) -> List<Pass> :
ExpandIndexedConnects()
ExpandWhens()
InferWidths()
- Inline()
+ ;Inline()
SplitExp()
ToRealIR()
Verilog(file(c))