diff options
| author | Adam Izraelevitz | 2017-08-23 20:12:25 -0700 |
|---|---|---|
| committer | GitHub | 2017-08-23 20:12:25 -0700 |
| commit | f3c0e9e4b268c69d49ef8c18e41c7f75398bb8cf (patch) | |
| tree | a4cb1d1bcab082dfa7610e38fe087c17055ed03b /scripts | |
| parent | 672162b4bf6ca4a4a4ed7a4a9ffaadfea428ede0 (diff) | |
Reorder port and wire assignments in Verilog (#641)
* Reorder port and wire assignments in Verilog
* Fixed up syntax
Diffstat (limited to 'scripts')
0 files changed, 0 insertions, 0 deletions