aboutsummaryrefslogtreecommitdiff
path: root/scripts
diff options
context:
space:
mode:
authorJiuyang Liu2020-10-27 00:48:54 +0800
committerGitHub2020-10-27 00:48:54 +0800
commitd1c0181e716c37142e233beed2efcea5c5794aa7 (patch)
treef396139f5dca9aace34be2cb8e9e1ccfeda1190f /scripts
parenta5a8c7a8f5d1dd38ac3452d7c98ac7773f692304 (diff)
parent61f3e886affce326a2c09c2f5ba8a69465c0c2ee (diff)
Merge pull request #1932 from freechipsproject/fix_VerilogPrep
Fix verilog prep
Diffstat (limited to 'scripts')
0 files changed, 0 insertions, 0 deletions