aboutsummaryrefslogtreecommitdiff
path: root/scripts/parse_firrtl_transform_log.py
diff options
context:
space:
mode:
authorSchuyler Eldridge2021-08-03 12:20:49 -0400
committerGitHub2021-08-03 12:20:49 -0400
commita643cfd338ab6ae7a3b0d9e9f58e6f33c69237ff (patch)
tree04937c54c49e2ce37d280b8b8dc4b1233caa4545 /scripts/parse_firrtl_transform_log.py
parentc0479d9ace45e7e91bb7de96deb8ab6df98799f7 (diff)
Require Andr, Orr, Xorr, Neg to have one operand (#2312)
Fix an OG bug where Andr, Orr, and Xorr would accept an arbitrary number of operands. Verilog emission doesn't support this and will silently drop all operands after the first. E.g., "andr(a, b)" would emit as "&a". After this commit, "andr(a, b)" will be rejected by checking passes. For archaeological purposes, this appears to have been the behavior dating back to when this was added in d2d3260a. Signed-off-by: Schuyler Eldridge <schuyler.eldridge@sifive.com>
Diffstat (limited to 'scripts/parse_firrtl_transform_log.py')
0 files changed, 0 insertions, 0 deletions