diff options
| author | Albert Magyar | 2018-03-19 16:08:53 -0700 |
|---|---|---|
| committer | Adam Izraelevitz | 2018-03-19 16:08:53 -0700 |
| commit | 9e32fd0ddfe3510d02ac4f5c2a118b631d4d3d6b (patch) | |
| tree | a63e44883816e995a889b822799b940de98cc152 | |
| parent | 5f68881b90a638bd175491f6131c473e6204381a (diff) | |
Update README.md (#761)
| -rw-r--r-- | README.md | 4 |
1 files changed, 1 insertions, 3 deletions
@@ -11,8 +11,6 @@ For a detailed description of Firrtl's intermediate representation, see the document "Specification of the Firrtl Language" located in [spec/spec.pdf](https://github.com/ucb-bar/firrtl/blob/master/spec/spec.pdf). - This repository is in ALPHA VERSION, so many things may change in the coming months. - #### Wiki Pages and Tutorials Useful information is on our wiki, located here: @@ -40,7 +38,7 @@ sbt assembly * Yosys Verilog-to-Firrtl Front-end: https://github.com/cliffordwolf/yosys #### Installation Instructions -*Disclaimer*: This project is in alpha, so there is no guarantee anything works. The installation instructions should work for OSX/Linux machines. +*Disclaimer*: The installation instructions should work for OSX/Linux machines. Other environments may not be tested. ##### Prerequisites 1. If not already installed, install [verilator](http://www.veripool.org/projects/verilator/wiki/Installing) (Requires at least v3.886) |