aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrea Nardi2022-01-25 22:24:56 +0100
committerGitHub2022-01-25 13:24:56 -0800
commit922f58c8ce2619739456b24f702a91807c023fb6 (patch)
tree42a85698ee26361529a550742f9f03c9cdc5adc3
parentc98ee33827d21f88911f2ca1a6e04bcbb3864fe8 (diff)
emission-options flags swapped (#2472)
emission-options flags swapped to match their functionality
-rw-r--r--src/main/scala/firrtl/Emitter.scala6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/main/scala/firrtl/Emitter.scala b/src/main/scala/firrtl/Emitter.scala
index 82b033b6..e0f95dcb 100644
--- a/src/main/scala/firrtl/Emitter.scala
+++ b/src/main/scala/firrtl/Emitter.scala
@@ -199,10 +199,10 @@ object EmitAllModulesAnnotation extends HasShellOptions {
toAnnotationSeq = s =>
s.split(",")
.map {
- case "disableMemRandomization" =>
+ case "disableRegisterRandomization" =>
CustomDefaultRegisterEmission(useInitAsPreset = false, disableRandomization = true)
- case "disableRegisterRandomization" => CustomDefaultMemoryEmission(MemoryNoInit)
- case a => throw new PhaseException(s"Unknown emission options '$a'! (Did you misspell it?)")
+ case "disableMemRandomization" => CustomDefaultMemoryEmission(MemoryNoInit)
+ case a => throw new PhaseException(s"Unknown emission options '$a'! (Did you misspell it?)")
}
.toSeq,
helpText = "Options to disable random initialization for memory and registers",