aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorazidar2016-01-15 17:42:25 -0800
committerazidar2016-01-16 11:45:00 -0800
commit07d338e275db2e7ccb61213c7ae6a335cae87b62 (patch)
tree6dc02a9b2a55028295e88bce9a174462d4f0b380
parent23e017855e76fd0dad7af10029250ab33bd6f7e3 (diff)
Added performance tests
-rw-r--r--Makefile3
-rw-r--r--test/performance/Vector1000.fir7
-rw-r--r--test/performance/Vector2000.fir7
-rw-r--r--test/performance/Vector4000.fir7
-rw-r--r--test/performance/Vector8000.fir7
5 files changed, 31 insertions, 0 deletions
diff --git a/Makefile b/Makefile
index 68ab6c60..099b2af9 100644
--- a/Makefile
+++ b/Makefile
@@ -61,6 +61,9 @@ regress:
passes:
cd $(test_dir)/passes && lit -v . --path=$(root_dir)/utils/bin/
+perf:
+ cd $(test_dir)/performance && lit -v . --path=$(root_dir)/utils/bin/
+
errors:
cd $(test_dir)/errors && lit -v . --path=$(root_dir)/utils/bin/
diff --git a/test/performance/Vector1000.fir b/test/performance/Vector1000.fir
new file mode 100644
index 00000000..f5f15a57
--- /dev/null
+++ b/test/performance/Vector1000.fir
@@ -0,0 +1,7 @@
+; RUN: firrtl -i %s -o %s.v -X verilog 2>&1 | tee %s.out | FileCheck %s
+; CHECK: Done!
+circuit Top :
+ module Top :
+ input in1 : UInt<32>[1000]
+ output out : UInt<32>[1000]
+ out := in1
diff --git a/test/performance/Vector2000.fir b/test/performance/Vector2000.fir
new file mode 100644
index 00000000..fa67732e
--- /dev/null
+++ b/test/performance/Vector2000.fir
@@ -0,0 +1,7 @@
+; RUN: firrtl -i %s -o %s.v -X verilog 2>&1 | tee %s.out | FileCheck %s
+; CHECK: Done!
+circuit Top :
+ module Top :
+ input in1 : UInt<32>[2000]
+ output out : UInt<32>[2000]
+ out := in1
diff --git a/test/performance/Vector4000.fir b/test/performance/Vector4000.fir
new file mode 100644
index 00000000..b7d1617f
--- /dev/null
+++ b/test/performance/Vector4000.fir
@@ -0,0 +1,7 @@
+; RUN: firrtl -i %s -o %s.v -X verilog 2>&1 | tee %s.out | FileCheck %s
+; CHECK: Done!
+circuit Top :
+ module Top :
+ input in1 : UInt<32>[4000]
+ output out : UInt<32>[4000]
+ out := in1
diff --git a/test/performance/Vector8000.fir b/test/performance/Vector8000.fir
new file mode 100644
index 00000000..574145fa
--- /dev/null
+++ b/test/performance/Vector8000.fir
@@ -0,0 +1,7 @@
+; RUN: firrtl -i %s -o %s.v -X verilog 2>&1 | tee %s.out | FileCheck %s
+; CHECK: Done!
+circuit Top :
+ module Top :
+ input in1 : UInt<32>[8000]
+ output out : UInt<32>[8000]
+ out := in1