summaryrefslogtreecommitdiff
path: root/test/c/read_write_ram.sail
blob: 751d15b5a5a2137d5a14d6ec86a4f46e1a894e34 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
default Order dec

$include <flow.sail>
$include <arith.sail>
$include <vector_dec.sail>
$include <string.sail>
$include <exception_basic.sail>

val write_ram = "write_ram" : forall 'n 'm.
  (atom('m), atom('n), bits('m), bits('m), bits(8 * 'n)) -> unit effect {wmem}

val read_ram = "read_ram" : forall 'n 'm.
  (atom('m), atom('n), bits('m), bits('m)) -> bits(8 * 'n) effect {rmem}

val main : unit -> unit effect {escape, wmem, rmem}

function main() = {
  write_ram(64, 4, 64^0x0, 64^0x8000_0000, 0x01020304);
  let data = read_ram(64, 4, 64^0x0, 64^0x8000_0000);
  assert(data == 0x01020304);
  let data = read_ram(64, 3, 64^0x0, 64^0x8000_0001);
  assert(data == 0x010203);
  let data = read_ram(64, 3, 64^0x0, 64^0x8000_0000);
  assert(data == 0x020304);
  write_ram(64, 4, 64^0x0, 64^0x7fff_ffff, 0xA1B2C3D4);
  let data = read_ram(64, 3, 64^0x0, 64^0x8000_0000);
  assert(data == 0xA1B2C3);
  print_endline("ok");
}