| Age | Commit message (Expand) | Author |
|---|---|---|
| 2016-05-03 | List registers required to handle exception during instruction fetch. Attempt... | Robert Norton |
| 2016-05-03 | actually read next_pc twice when handling a translate_address exception | Kathy Gray |
| 2016-05-03 | write all or part of fields out of translate_address (instead of just all) | Kathy Gray |
| 2016-05-03 | Change decode and translate_address to support writing register events (altho... | Kathy Gray |
| 2016-04-27 | slightly simplify set_next_instruction_address -- no need to read convert the... | Robert Norton |
| 2016-04-27 | cheri: add translation and bounds checking of PC via PCC. Slightly clunky imp... | Robert Norton |
| 2016-04-25 | Make interpreter able to read registers during translate address and decode. | Kathy Gray |
| 2016-04-19 | cheri: zero all tags when loading memory from elf so that we don't get undefi... | Robert Norton |
| 2016-04-13 | Copy run_with_elf to make run_with_elf_cheri and revert run_with_elf to mips ... | Robert Norton |
 |
index : sail | |
| Formal specification language for ISAs |
| summaryrefslogtreecommitdiff |