index
:
sail
sail2
Formal specification language for ISAs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
lem_interp
/
run_with_elf_cheri.ml
Age
Commit message (
Expand
)
Author
2017-12-30
use linksem as a package
Shaked Flur
2017-12-05
Update header files on master
Alasdair Armstrong
2017-11-02
remove a lot of dead code form run_with_elf_cheri*
Robert Norton
2017-11-02
reset inCCallDelay in code that is not dead.
Robert Norton
2017-10-31
cheri: throw an exception if there is an attempt to access C26/IDC in the del...
Robert Norton
2017-09-29
fix those build errors
Christopher Pulte
2017-08-02
fix run_with_elf*.ml with changed lem_interp api
Jon French
2017-05-26
fix run_with builds after build_context gained an extra argument.
Robert Norton
2017-05-24
Change types of MEMr_tag, MEMval_tag and co. so that tag is separate from dat...
Robert Norton
2017-04-03
Rename TranslateAddress to TranslatePC and remove the accessType argument -- ...
Robert Norton
2017-03-29
change reqiured to work with little endian interpreter.
Robert Norton
2017-02-03
fix headers
Peter Sewell
2016-12-02
fix interpreter build following refactoring
Robert Norton
2016-10-25
load all segments into prog_mem regardless of x flag (for running cheri tests...
Robert Norton
2016-10-22
fixes following interface changes (type of instruction, name of barrier)
Robert Norton
2016-10-11
Update run_with_elf* for new linksem sail_interface
Robert Norton
2016-10-11
Update to use sail_impl_base.
Robert Norton
2016-09-14
Switch mips/cheri over to using memory ea/val for writes. Tag is now first by...
Robert Norton
2016-07-26
Fix incomplete match warning in run_with*
Robert Norton
2016-07-26
Increase size of TLB to 64 entries. In theory this should improve FreeBSD boo...
Robert Norton
2016-07-26
Add minimal support for emulated Altera JTAG UART.
Robert Norton
2016-07-26
Add support for loading a raw binary file at given location in memory prior t...
Robert Norton
2016-05-25
add support for capability load/store bits in TLB
Robert Norton
2016-05-20
Add missing CP0BadVaddr in run_with_elfs.
Robert Norton
2016-05-18
Implement 8-entry software-managed TLB.
Robert Norton
2016-05-12
Implement count/compare registers for timer interrupts and rdhwr instruction.
Robert Norton
2016-05-10
Initialise CP0Status BEV bit.
Robert Norton
2016-05-09
Reverse the list of events to respect their order
Kathy Gray
2016-05-06
rewrite fde_loop to make it easier to understand and fix some tests. still re...
Robert Norton
2016-05-05
Factor out get_opcode
Robert Norton
2016-05-03
List registers required to handle exception during instruction fetch. Attempt...
Robert Norton
2016-05-03
actually read next_pc twice when handling a translate_address exception
Kathy Gray
2016-05-03
write all or part of fields out of translate_address (instead of just all)
Kathy Gray
2016-05-03
Change decode and translate_address to support writing register events (altho...
Kathy Gray
2016-04-27
slightly simplify set_next_instruction_address -- no need to read convert the...
Robert Norton
2016-04-27
cheri: add translation and bounds checking of PC via PCC. Slightly clunky imp...
Robert Norton
2016-04-25
Make interpreter able to read registers during translate address and decode.
Kathy Gray
2016-04-19
cheri: zero all tags when loading memory from elf so that we don't get undefi...
Robert Norton
2016-04-13
Copy run_with_elf to make run_with_elf_cheri and revert run_with_elf to mips ...
Robert Norton