index
:
sail
sail2
Formal specification language for ISAs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
mips
/
mips_prelude.sail
Age
Commit message (
Expand
)
Author
2018-09-21
Remove cheri and mips specs -- they now have their own repository.
Robert Norton
2018-07-24
Merge remote-tracking branch 'origin/sail2' into c_fixes
Alasdair Armstrong
2018-07-03
cheri: refine lwl/lwr cap length checks to be exact. They were previously a b...
Robert Norton
2018-06-29
Try to fix some tricky C compilation bugs, break everything instead
Alasdair Armstrong
2018-06-25
mips: add optional tracing of register writes (commented out).
Robert Norton
2018-06-22
Add bitvector size constraints in MIPS
Brian Campbell
2018-05-18
mips: add support for CP0 Config0.K0 field because a test has appeared for it...
Robert Norton
2018-05-17
changes to for testing FreeBSD boot on MIPS: allowing loading raw file in oca...
Robert Norton
2018-05-09
Use latex support for generating cheri documentation and remove sed based hac...
Robert Norton
2018-04-12
Add implementations of CReadHwr and CWriteHwr
Robert Norton
2018-03-14
Add and use execute_branch and execute_branch_pcc functions to align code wit...
Robert Norton
2018-03-14
rename EXTS and EXTZ to sign_extend and zero_extend because it is more obvios...
Robert Norton
2018-03-08
rename mips_new_tc to mips
Robert Norton
2018-03-08
Remove files in mips directory prior to copying in files from mips_new_tc. Ho...
Robert Norton
2018-03-01
Add support for read_tag and write_tag in sail_lib.ml. and support for intial...
Robert Norton
2017-10-12
Work around warning in ocaml shallow embedding of mips caused by buggy code g...
Robert Norton
2017-04-25
Add support for uart terminal. Also add read_bit_reg function for faster and ...
Robert Norton
2017-04-21
remove unnecessary cast in incrementCP0Count (run every instruction) for pote...
Robert Norton
2017-03-29
change reqiured to work with little endian interpreter.
Robert Norton
2017-03-24
Checkpoint work-in-progress mips sequential interpreter using ocaml shallow e...
Robert Norton
2017-02-03
Now that 128-bit capabilities are supported we must be stricter about MIPS al...
Robert Norton
2017-02-03
fix headers
Peter Sewell
2017-01-24
first pass at cheri128 sail.
Robert Norton
2016-10-20
changes to support get_model for ppcmem.
Robert Norton
2016-09-14
Switch mips/cheri over to using memory ea/val for writes. Tag is now first by...
Robert Norton
2016-07-28
Banish exit from the mips/cheri sail except at end of SignalException functio...
Robert Norton
2016-07-26
Increase size of TLB to 64 entries. In theory this should improve FreeBSD boo...
Robert Norton
2016-07-26
Add support for BERI specific behaviour which permits some unaligned accesses...
Robert Norton
2016-07-26
Add minimal support for emulated Altera JTAG UART.
Robert Norton
2016-07-13
fix
Christopher
2016-06-28
Munge exception destination PC so we hit the correct address even when kcc.ba...
Robert Norton
2016-06-07
remove workarounds for sail unable to read fields during PC fetch. Should be ...
Robert Norton
2016-06-07
Fix issue in accessing fields and slices of registers during translate address
Kathy Gray
2016-06-06
Add explicit type cast required because of the way sail does slicing (we want...
Robert Norton
2016-06-03
Improve formatting of latex export of mips spec: wrap lines, remove dollars i...
Robert Norton
2016-06-03
Mips file: removed some unnecessary parenthesis
Kathy Gray
2016-06-03
Reduce fill width of header to align closing comments nicely.
Robert Norton
2016-06-02
Get widening right now that it matters
Kathy Gray
2016-06-02
Apply headache to mips/cheri model.
Robert Norton
2016-05-25
add support for capability load/store bits in TLB
Robert Norton
2016-05-24
restrict virtual and physical address sizes to 40 and 36 bits respectively --...
Robert Norton
2016-05-19
workaround unable to read fields in PC translation bug.
Robert Norton
2016-05-18
Make TLB address error exception save BadVAddr.
Robert Norton
2016-05-18
Implement 8-entry software-managed TLB.
Robert Norton
2016-05-13
fixes to make counter interrupt work: don't attempt to read register fields d...
Robert Norton
2016-05-12
Implement count/compare registers for timer interrupts and rdhwr instruction.
Robert Norton
2016-05-12
update/add some comments
Robert Norton
2016-05-12
remove redundant wrapper function 'TranslateOrExit' and rename uses.
Robert Norton
2016-05-12
Enforce kernel only access to kernel address space. Doesn't really make any d...
Robert Norton
2016-05-03
fix cheri and mips sail following change to type of TranslateAddress -- can n...
Robert Norton
[next]