summaryrefslogtreecommitdiff
path: root/riscv/main.sail
diff options
context:
space:
mode:
authorJon French2018-05-10 15:46:31 +0100
committerJon French2018-05-10 15:46:31 +0100
commit86cad118fe98594921ff8e3a4046f72a8d6024d8 (patch)
tree1fa07d661650d3e2813fc180e772b5d46512405b /riscv/main.sail
parent99a22fbf21a2a6cf0a556daf9f781b91c513e5b7 (diff)
more mapping
Diffstat (limited to 'riscv/main.sail')
-rw-r--r--riscv/main.sail12
1 files changed, 9 insertions, 3 deletions
diff --git a/riscv/main.sail b/riscv/main.sail
index 28afe5ac..43820e25 100644
--- a/riscv/main.sail
+++ b/riscv/main.sail
@@ -34,10 +34,16 @@ val elf_entry = {
c: "elf_entry"
} : unit -> int
-val main : unit -> unit effect {barr, eamem, escape, exmem, rmem, rreg, wmv, wreg}
+val main : unit -> unit effect pure //{barr, eamem, escape, exmem, rmem, rreg, wmv, wreg}
function main () = {
- PC = __GetSlice_int(64, elf_entry(), 0);
+
+ print(assembly(ITYPE(0b000000000000, 0b00000, 0b11010, RISCV_ADDI)));
+ print(assembly(assembly("addi zero, zero, 0x0")));
+ print(assembly(assembly("ldu.aq zero, zero, 0x0")));
+ print_bits("assembled lui zero, 0x0: ", encdec(assembly("lui zero, 0x0")));
+ print_bits("assembled jal zero, 0x123456 : ", encdec(assembly("jal zero, 0x123456")));
+ /*PC = __GetSlice_int(64, elf_entry(), 0);
try {
init_sys ();
loop ()
@@ -45,5 +51,5 @@ function main () = {
Error_not_implemented(s) => print_string("Error: Not implemented: ", s),
Error_EBREAK() => print("EBREAK"),
Error_internal_error() => print("Error: internal error")
- }
+ }*/
}