aboutsummaryrefslogtreecommitdiff
path: root/tests/wipy/uart.py
diff options
context:
space:
mode:
authorDaniel Campora2015-09-16 14:09:51 +0200
committerDaniel Campora2015-09-21 22:30:32 +0200
commitdffa9f6da65cd03e834b2ed3914f40428f72e49f (patch)
tree1f2e51f17c511f884db77e47d481c0f9c1b6bed2 /tests/wipy/uart.py
parent660f8613fd8e38863998a9758d97eada0eebc47d (diff)
cc3200: New SD and RTC API plus os and time modules' extensions.
Diffstat (limited to 'tests/wipy/uart.py')
-rw-r--r--tests/wipy/uart.py3
1 files changed, 2 insertions, 1 deletions
diff --git a/tests/wipy/uart.py b/tests/wipy/uart.py
index aa2f18b98..d700c29d0 100644
--- a/tests/wipy/uart.py
+++ b/tests/wipy/uart.py
@@ -7,6 +7,7 @@ from pyb import UART
from pyb import Pin
import os
import pyb
+import time
machine = os.uname().machine
if 'LaunchPad' in machine:
@@ -66,7 +67,7 @@ print(buf)
# try initializing without the id
uart0 = UART(baudrate=1000000, pins=uart_pins[0][0])
uart0.write(b'1234567890')
-pyb.delay(2) # because of the fifo interrupt levels
+time.sleep_ms(2) # because of the fifo interrupt levels
print(uart1.any() == 10)
print(uart1.readline() == b'1234567890')
print(uart1.any() == 0)