1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
|
| `RISCVThreadStart -> THREAD_START()
| `RISCVStopFetching -> STOP_FETCHING()
| `RISCVUTYPE(imm, rd, op) -> UTYPE(
translate_imm20 "imm" imm,
translate_reg "rd" rd,
translate_uop op)
| `RISCVJAL(imm, rd) -> RISCV_JAL(
translate_imm21 "imm" imm,
translate_reg "rd" rd)
| `RISCVJALR(imm, rs, rd) -> RISCV_JALR(
translate_imm12 "imm" imm,
translate_reg "rs" rd,
translate_reg "rd" rd)
| `RISCVBType(imm, rs2, rs1, op) -> BTYPE(
translate_imm13 "imm" imm,
translate_reg "rs2" rs2,
translate_reg "rs1" rs1,
translate_bop op)
| `RISCVIType(imm, rs1, rd, op) -> ITYPE(
translate_imm12 "imm" imm,
translate_reg "rs1" rs1,
translate_reg "rd" rd,
translate_iop op)
| `RISCVShiftIop(imm, rs, rd, op) -> SHIFTIOP(
translate_imm6 "imm" imm,
translate_reg "rs" rs,
translate_reg "rd" rd,
translate_sop op)
| `RISCVRType (rs2, rs1, rd, op) -> RTYPE (
translate_reg "rs2" rs2,
translate_reg "rs1" rs1,
translate_reg "rd" rd,
translate_rop op)
| `RISCVLoad(imm, rs, rd, unsigned, width, aq, rl) -> LOAD(
translate_imm12 "imm" imm,
translate_reg "rs" rs,
translate_reg "rd" rd,
translate_bool "unsigned" unsigned,
translate_wordWidth width,
translate_bool "aq" aq,
translate_bool "rl" rl)
| `RISCVStore(imm, rs, rd, width, aq, rl) -> STORE (
translate_imm12 "imm" imm,
translate_reg "rs" rs,
translate_reg "rd" rd,
translate_wordWidth width,
translate_bool "aq" aq,
translate_bool "rl" rl)
| `RISCVADDIW(imm, rs, rd) -> ADDIW(
translate_imm12 "imm" imm,
translate_reg "rs" rs,
translate_reg "rd" rd)
| `RISCVSHIFTW(imm, rs, rd, op) -> SHIFTW(
translate_imm5 "imm" imm,
translate_reg "rs" rs,
translate_reg "rd" rd,
translate_sop op)
| `RISCVRTYPEW(rs2, rs1, rd, op) -> RTYPEW(
translate_reg "rs2" rs2,
translate_reg "rs1" rs1,
translate_reg "rd" rd,
translate_ropw op)
| `RISCVFENCE(pred, succ) -> FENCE(
translate_imm4 "pred" pred,
translate_imm4 "succ" succ)
| `RISCVFENCE_TSO(pred, succ) -> FENCE_TSO(
translate_imm4 "pred" pred,
translate_imm4 "succ" succ)
| `RISCVFENCEI -> FENCEI ()
| `RISCVLoadRes(aq, rl, rs1, width, rd) -> LOADRES(
translate_bool "aq" aq,
translate_bool "rl" rl,
translate_reg "rs1" rs1,
translate_wordWidth width,
translate_reg "rd" rd)
| `RISCVStoreCon(aq, rl, rs2, rs1, width, rd) -> STORECON(
translate_bool "aq" aq,
translate_bool "rl" rl,
translate_reg "rs2" rs2,
translate_reg "rs1" rs1,
translate_wordWidth width,
translate_reg "rd" rd)
| `RISCVAMO (op, aq, rl, rs2, rs1, width, rd) -> AMO(
translate_amoop op,
translate_bool "aq" aq,
translate_bool "rl" rl,
translate_reg "rs2" rs2,
translate_reg "rs1" rs1,
translate_wordWidth width,
translate_reg "rd" rd)
|
