aboutsummaryrefslogtreecommitdiff
path: root/kernel/byterun
diff options
context:
space:
mode:
authorPierre Roux2019-04-05 12:35:10 +0200
committerPierre Roux2019-04-30 08:22:19 +0200
commitd1905fbcde5905de640657a820e531929e23dd8a (patch)
treea11fa1f4373d94e48808b7ec7b41666eb4ce7cb9 /kernel/byterun
parentd2bbd834841ba3c8b2b482a02489bd4fac19f0fb (diff)
[vm] Arm 64 registers
Backport https://github.com/ocaml/ocaml/commit/055d5c0379e42b4f561cb1fc5159659d8e9a7b6f from OCaml VM
Diffstat (limited to 'kernel/byterun')
-rw-r--r--kernel/byterun/coq_interp.c6
1 files changed, 6 insertions, 0 deletions
diff --git a/kernel/byterun/coq_interp.c b/kernel/byterun/coq_interp.c
index e838519fe4..1925ef5932 100644
--- a/kernel/byterun/coq_interp.c
+++ b/kernel/byterun/coq_interp.c
@@ -164,6 +164,12 @@ if (sp - num_args < coq_stack_threshold) { \
#define SP_REG asm("%r14")
#define ACCU_REG asm("%r13")
#endif
+#ifdef __aarch64__
+#define PC_REG asm("%x19")
+#define SP_REG asm("%x20")
+#define ACCU_REG asm("%x21")
+#define JUMPTBL_BASE_REG asm("%x22")
+#endif
#endif
#define CheckInt1() do{ \