aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorEnrico Tassi2018-11-13 21:56:43 +0100
committerEnrico Tassi2018-11-14 10:49:59 +0100
commit0d2594da361eb939a14e4917852389a19e1e2ba0 (patch)
treeb63e89e6e4dcddb5f02c0980ac524f50487ca7b1
parent17210c01d0d0b9cbc6c1870b421a7eff2adc1d99 (diff)
ssr: add another test for elim + TC
-rw-r--r--test-suite/ssr/case_TC3.v21
1 files changed, 21 insertions, 0 deletions
diff --git a/test-suite/ssr/case_TC3.v b/test-suite/ssr/case_TC3.v
new file mode 100644
index 0000000000..92e166e85d
--- /dev/null
+++ b/test-suite/ssr/case_TC3.v
@@ -0,0 +1,21 @@
+From Coq Require Import Utf8 Bool ssreflect.
+
+Set Printing All.
+Set Debug Ssreflect.
+
+Class Class sort := { op : sort → bool }.
+Arguments op {_ _}.
+Hint Mode Class !.
+
+Lemma opP A (C: Class A) (a: A) : reflect True (op a).
+Proof. Admitted.
+Arguments op {_ _}.
+
+Section Section.
+ Context A B (CA : Class A) (CB : Class B) (a: A).
+
+ Goal is_true (op a).
+ by case: opP.
+ Abort.
+
+End Section.