1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
|
// SPDX-License-Identifier: Apache-2.0
package chiselTests.experimental.hierarchy
import chisel3._
import chisel3.util.Valid
import chisel3.experimental.hierarchy._
import chisel3.experimental.BaseModule
object Examples {
import Annotations._
@instantiable
class AddOne extends Module {
@public val in = IO(Input(UInt(32.W)))
@public val out = IO(Output(UInt(32.W)))
@public val innerWire = Wire(UInt(32.W))
innerWire := in + 1.U
out := innerWire
}
@instantiable
class AddOneWithAnnotation extends Module {
@public val in = IO(Input(UInt(32.W)))
@public val out = IO(Output(UInt(32.W)))
@public val innerWire = Wire(UInt(32.W))
mark(innerWire, "innerWire")
innerWire := in + 1.U
out := innerWire
}
@instantiable
class AddOneWithAbsoluteAnnotation extends Module {
@public val in = IO(Input(UInt(32.W)))
@public val out = IO(Output(UInt(32.W)))
@public val innerWire = Wire(UInt(32.W))
amark(innerWire, "innerWire")
innerWire := in + 1.U
out := innerWire
}
@instantiable
class AddTwo extends Module {
@public val in = IO(Input(UInt(32.W)))
@public val out = IO(Output(UInt(32.W)))
@public val definition = Definition(new AddOne)
@public val i0: Instance[AddOne] = Instance(definition)
@public val i1: Instance[AddOne] = Instance(definition)
i0.in := in
i1.in := i0.out
out := i1.out
}
@instantiable
class AddTwoMixedModules extends Module {
@public val in = IO(Input(UInt(32.W)))
@public val out = IO(Output(UInt(32.W)))
val definition = Definition(new AddOne)
@public val i0: Instance[AddOne] = Instance(definition)
@public val i1 = Module(new AddOne)
i0.in := in
i1.in := i0.out
out := i1.out
}
@instantiable
class AggregatePortModule extends Module {
@public val io = IO(new Bundle {
val in = Input(UInt(32.W))
val out = Output(UInt(32.W))
})
io.out := io.in
}
@instantiable
class WireContainer {
@public val innerWire = Wire(UInt(32.W))
}
@instantiable
class AddOneWithInstantiableWire extends Module {
@public val in = IO(Input(UInt(32.W)))
@public val out = IO(Output(UInt(32.W)))
@public val wireContainer = new WireContainer()
wireContainer.innerWire := in + 1.U
out := wireContainer.innerWire
}
@instantiable
class AddOneContainer {
@public val i0 = Module(new AddOne)
}
@instantiable
class AddOneWithInstantiableModule extends Module {
@public val in = IO(Input(UInt(32.W)))
@public val out = IO(Output(UInt(32.W)))
@public val moduleContainer = new AddOneContainer()
moduleContainer.i0.in := in
out := moduleContainer.i0.out
}
@instantiable
class AddOneInstanceContainer {
val definition = Definition(new AddOne)
@public val i0 = Instance(definition)
}
@instantiable
class AddOneWithInstantiableInstance extends Module {
@public val in = IO(Input(UInt(32.W)))
@public val out = IO(Output(UInt(32.W)))
@public val instanceContainer = new AddOneInstanceContainer()
instanceContainer.i0.in := in
out := instanceContainer.i0.out
}
@instantiable
class AddOneContainerContainer {
@public val container = new AddOneContainer
}
@instantiable
class AddOneWithInstantiableInstantiable extends Module {
@public val in = IO(Input(UInt(32.W)))
@public val out = IO(Output(UInt(32.W)))
@public val containerContainer = new AddOneContainerContainer()
containerContainer.container.i0.in := in
out := containerContainer.container.i0.out
}
@instantiable
class Viewer(val y: AddTwo, markPlease: Boolean) {
@public val x = y
if(markPlease) mark(x.i0.innerWire, "first")
}
@instantiable
class ViewerParent(val x: AddTwo, markHere: Boolean, markThere: Boolean) extends Module {
@public val viewer = new Viewer(x, markThere)
if(markHere) mark(viewer.x.i0.innerWire, "second")
}
@instantiable
class MultiVal() extends Module {
@public val (x, y) = (Wire(UInt(3.W)), Wire(UInt(3.W)))
}
@instantiable
class LazyVal() extends Module {
@public val x = Wire(UInt(3.W))
@public lazy val y = "Hi"
}
case class Parameters(string: String, int: Int) extends IsLookupable
@instantiable
class UsesParameters(p: Parameters) extends Module {
@public val y = p
@public val x = Wire(UInt(3.W))
}
@instantiable
class HasList() extends Module {
@public val y = List(1, 2, 3)
@public val x = List.fill(3)(Wire(UInt(3.W)))
}
@instantiable
class HasSeq() extends Module {
@public val y = Seq(1, 2, 3)
@public val x = Seq.fill(3)(Wire(UInt(3.W)))
}
@instantiable
class HasOption() extends Module {
@public val x: Option[UInt] = Some(Wire(UInt(3.W)))
}
@instantiable
class HasVec() extends Module {
@public val x = VecInit(1.U, 2.U, 3.U)
}
@instantiable
class HasIndexedVec() extends Module {
val x = VecInit(1.U, 2.U, 3.U)
@public val y = x(1)
}
@instantiable
class HasSubFieldAccess extends Module {
val in = IO(Input(Valid(UInt(8.W))))
@public val valid = in.valid
@public val bits = in.bits
}
@instantiable
class HasPublicConstructorArgs(@public val int: Int) extends Module {
@public val x = Wire(UInt(3.W))
}
@instantiable
class InstantiatesHasVec() extends Module {
@public val i0 = Instance(Definition(new HasVec()))
@public val i1 = Module(new HasVec())
}
@instantiable
class HasUninferredReset() extends Module {
@public val in = IO(Input(UInt(3.W)))
@public val out = IO(Output(UInt(3.W)))
out := RegNext(in)
}
@instantiable
abstract class HasBlah() extends Module {
@public val blah: Int
}
@instantiable
class ConcreteHasBlah() extends HasBlah {
val blah = 10
}
}
|
