blob: 4430ab6693d49884b22f0f628dc6c7ca3313af2a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
|
// See LICENSE for license details.
package chiselTests
import Chisel._
import org.scalatest._
import org.scalatest.prop._
import Chisel.testers.BasicTester
class ValueTester(w: Int, values: List[Int]) extends BasicTester {
io.done := Bool(true)
val v = Vec(values.map(UInt(_, width = w))) // TODO: does this need a Wire? Why no error?
io.error := v.zip(values).map { case(a,b) =>
a != UInt(b)
}.foldLeft(UInt(0))(_##_)
}
class TabulateTester(n: Int) extends BasicTester {
io.done := Bool(true)
val v = Vec(Range(0, n).map(i => UInt(i * 2)))
val x = Vec(Array.tabulate(n){ i => UInt(i * 2) })
val u = Vec.tabulate(n)(i => UInt(i*2))
when(v.toBits != x.toBits) { io.error := UInt(1) }
when(v.toBits != u.toBits) { io.error := UInt(2) }
when(x.toBits != u.toBits) { io.error := UInt(3) }
}
class ShiftRegisterTester(n: Int) extends BasicTester {
val (cnt, wrap) = Counter(Bool(true), n*2)
when(wrap) { io.done := Bool(true) }
val shifter = Vec(Reg(UInt(width = log2Up(n))), n)
(shifter, shifter drop 1).zipped.foreach(_ := _)
shifter(n-1) := cnt
val expected = cnt - UInt(n)
when(cnt >= UInt(n) && expected != shifter(0)) { io.done := Bool(true); io.error := expected }
}
class VecSpec extends ChiselPropSpec {
property("Vecs should be assignable") {
forAll(safeUIntN(8)) { case(w: Int, v: List[Int]) =>
assert(execute{ new ValueTester(w, v) })
}
}
property("Vecs should tabulate correctly") {
forAll(smallPosInts) { (n: Int) => assert(execute{ new TabulateTester(n) }) }
}
property("Vecs of regs should be usable as shift registers") {
forAll(smallPosInts) { (n: Int) => assert(execute{ new ShiftRegisterTester(n) }) }
}
}
|
