summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/SwitchSpec.scala
blob: 2991a92809875d971bb4a2d92143abdced2af9f8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
// See LICENSE for license details.

package chiselTests

import chisel3._
import chisel3.util._

class SwitchSpec extends ChiselFlatSpec {
  "switch" should "require literal conditions" in {
    a [java.lang.IllegalArgumentException] should be thrownBy {
      elaborate(new Module {
        val io = IO(new Bundle {})
        val state = RegInit(0.U)
        val wire = WireDefault(0.U)
        switch (state) {
          is (wire) { state := 1.U }
        }
      })
    }
  }
  it should "require mutually exclusive conditions" in {
    a [java.lang.IllegalArgumentException] should be thrownBy {
      elaborate(new Module {
        val io = IO(new Bundle {})
        val state = RegInit(0.U)
        switch (state) {
          is (0.U) { state := 1.U }
          is (1.U) { state := 2.U }
          is (0.U) { state := 3.U }
        }
      })
    }
  }
}