blob: 49d0ab77a64017cec4477454ae35af06e933750e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
// See LICENSE for license details.
package chiselTests
import chisel3._
import org.scalatest._
import org.scalatest.matchers._
import org.scalatest.prop._
import chisel3.testers.BasicTester
class DirectionedBundle extends Bundle {
val in = Input(UInt(32.W))
val out = Output(UInt(32.W))
}
class DirectionHaver extends Module {
val io = IO(new Bundle {
val in = Input(UInt(32.W))
val out = Output(UInt(32.W))
val inBundle = Input(new DirectionedBundle) // should override elements
val outBundle = Output(new DirectionedBundle) // should override elements
})
}
class GoodDirection extends DirectionHaver {
io.out := 0.U
io.outBundle.in := 0.U
io.outBundle.out := 0.U
}
class BadDirection extends DirectionHaver {
io.in := 0.U
}
class BadSubDirection extends DirectionHaver {
io.inBundle.out := 0.U
}
class TopDirectionOutput extends Module {
val io = IO(Output(new DirectionedBundle))
io.in := 42.U
io.out := 117.U
}
class DirectionSpec extends ChiselPropSpec with Matchers {
//TODO: In Chisel3 these are actually FIRRTL errors. Remove from tests?
property("Outputs should be assignable") {
elaborate(new GoodDirection)
}
property("Inputs should not be assignable") {
a[Exception] should be thrownBy {
elaborate(new BadDirection)
}
a[Exception] should be thrownBy {
elaborate(new BadSubDirection)
}
}
property("Top-level forced outputs should be assignable") {
elaborate(new TopDirectionOutput)
}
}
|
