blob: 99455608d7bfaff560c6bbe9fe5cb5e6e5dfcc9a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
package chiselTests
import Chisel._
import org.scalatest._
import org.scalatest.prop._
import Chisel.testers.BasicTester
class Coord extends Bundle {
val x = UInt(width = 32)
val y = UInt(width = 32)
}
class BundleWire(n: Int) extends Module {
val io = new Bundle {
val in = (new Coord).asInput
val outs = Vec(new Coord, n).asOutput
}
val coords = Wire(Vec(new Coord, n))
for (i <- 0 until n) {
coords(i) := io.in
io.outs(i) := coords(i)
}
}
class BundleWireSpec extends ChiselPropSpec {
class BundleWireTester(n: Int, x: Int, y: Int) extends BasicTester {
val dut = Module(new BundleWire(n))
io.done := Bool(true)
dut.io.in.x := UInt(x)
dut.io.in.y := UInt(y)
io.error := dut.io.outs.map(o => o.x != UInt(x) || o.y != UInt(y)).foldLeft(UInt(0))(_##_)
}
property("All vec elems should match the inputs") {
forAll(vecSizes, safeUInts, safeUInts) { (n: Int, x: Int, y: Int) =>
assert(execute{ new BundleWireTester(n, x, y) })
}
}
}
|
