summaryrefslogtreecommitdiff
path: root/src/test/resources/chisel3/AnalogBlackBox.v
blob: 79e74a1313076825cd753e1393bf631c43df68a3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
module AnalogReaderBlackBox(
  inout [31:0] bus,
  output [31:0] out
);
  assign bus = 32'dz;
  assign out = bus;
endmodule

module AnalogWriterBlackBox(
  inout [31:0] bus,
  input [31:0] in
);
  assign bus = in;
endmodule

module AnalogBlackBox #(
  parameter index=0
) (
  inout [31:0] bus,
  input port_0_in_valid,
  input [31:0] port_0_in_bits,
  output [31:0] port_0_out
);
  assign port_0_out = bus;
  assign bus = (port_0_in_valid)? port_0_in_bits + index : 32'dZ;
endmodule