index
:
chiselX
abstract-module
master
scala3-main-test
scala3-support
scala3-support-chisel6
Chisel with SFC compatibility
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
test
/
scala
/
chiselTests
/
util
Age
Commit message (
Expand
)
Author
2023-01-12
TruthTable improvements: structural equality and delete sort (backport #2935)...
mergify[bot]
2022-12-10
Fix string interpolation in `util.exprimental.decode.bitset` (#2882) (#2883)
mergify[bot]
2022-12-07
Make PriorityMux stack safe (backport #2854) (#2855)
mergify[bot]
2022-07-06
Refactor TruthTable.apply and add factory method for Espresso (backport #2612...
mergify[bot]
2022-02-15
Make TruthTable accept unknown input width (#2387) (#2417)
mergify[bot]
2022-01-10
Apply scalafmt
Jack Koenig
2021-12-16
BitSet API (#2211)
Jiuyang Liu
2021-12-15
Refactor TruthTable to use Seq (#2217)
Jiuyang Liu
2021-12-09
catch None.get in BitPat.apply(x: UInt): BitPat (#2276)
Jiuyang Liu
2021-09-06
Test case rework
Boyang Han
2021-09-06
Add a test case to demonstrate the bug found in #2112
Boyang Han
2021-08-26
add new APIs to BitPat (#2076)
Jiuyang Liu
2021-08-25
replace custom model checker with chiseltest formal verify command (#2075)
Kevin Laeufer
2021-07-14
Fix Cat rename signal (#2011)
Leway Colin
2021-07-14
Espresso Decoder (#1964)
Jiuyang Liu
2021-06-30
Add 7 segment display decoder test case
Boyang Han
2021-06-16
implement test for qmc
Jiuyang Liu
2021-06-16
Add test cases.
Jiuyang Liu
2021-06-16
switch to EndToEndSMTBaseSpec
Jiuyang Liu
2021-06-16
Add minimized form of test cases
Boyang Han
2021-06-16
use z3 formal check minimized circuit and reference model.
Jiuyang Liu
2021-06-16
test decode cache.
Jiuyang Liu
2021-06-16
TruthTable can merge same inputs now.
Jiuyang Liu
2021-06-16
implement TruthTable to represent a decode table.
Jiuyang Liu
2021-05-25
throw exception if BitPat width is 0 (#1920)
Jiuyang Liu
2021-05-20
Implement PLA (#1912)
Jiuyang Liu
2021-03-18
Add toString method to BitPat (#1819)
Boyang Han
2021-01-21
Rename MultiIOModule to Module
Jack Koenig
2020-10-19
Enable Cat of Zero Element Vec (#1623)
Schuyler Eldridge
2020-10-01
Move Chisel3 to SPDX license conventions (#1604)
Chick Markley
2020-07-21
Delete outdated scalastyle configuration comments from source
Albert Magyar
2020-06-29
- A few final fixes after the rebase
chick
2020-06-22
Use ChiselStage in Tests
Schuyler Eldridge
2020-06-16
Move Deprecated LFSR16 to Compatibility
Schuyler Eldridge
2019-05-09
PRNG state UInt->Vec[Bool], make async reset safe
Schuyler Eldridge
2019-05-09
Add Lfsr tests
Schuyler Eldridge