summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/util/experimental
AgeCommit message (Expand)Author
2023-11-23cleanupAditya Naik
2023-01-12TruthTable improvements: structural equality and delete sort (backport #2935)...mergify[bot]
2022-07-06Refactor TruthTable.apply and add factory method for Espresso (backport #2612...mergify[bot]
2022-02-15Make TruthTable accept unknown input width (#2387) (#2417)mergify[bot]
2022-01-10Apply scalafmtJack Koenig
2021-12-15Refactor TruthTable to use Seq (#2217)Jiuyang Liu
2021-09-06Test case reworkBoyang Han
2021-09-06Add a test case to demonstrate the bug found in #2112Boyang Han
2021-08-25replace custom model checker with chiseltest formal verify command (#2075)Kevin Laeufer
2021-07-14Espresso Decoder (#1964)Jiuyang Liu
2021-06-30Add 7 segment display decoder test caseBoyang Han
2021-06-16implement test for qmcJiuyang Liu
2021-06-16Add test cases.Jiuyang Liu
2021-06-16switch to EndToEndSMTBaseSpecJiuyang Liu
2021-06-16Add minimized form of test casesBoyang Han
2021-06-16use z3 formal check minimized circuit and reference model.Jiuyang Liu
2021-06-16test decode cache.Jiuyang Liu
2021-06-16TruthTable can merge same inputs now.Jiuyang Liu
2021-06-16implement TruthTable to represent a decode table.Jiuyang Liu
2021-05-20Implement PLA (#1912)Jiuyang Liu