summaryrefslogtreecommitdiff
path: root/src/main/scala/chisel3/util/experimental
AgeCommit message (Expand)Author
2018-08-31Support for verilog memory loading. (#840)Chick Markley
2018-08-23Add FlattenInstance APISchuyler Eldridge
2018-08-23Add InlineInstance APISchuyler Eldridge
2018-08-07BoringUtils / Synthesizable Cross Module References (#718)Schuyler Eldridge