summaryrefslogtreecommitdiff
path: root/src/main/scala/chisel3/stage/ChiselAnnotations.scala
AgeCommit message (Expand)Author
2022-08-13Add option to treat warnings as errors (backport #2676) (#2677)mergify[bot]
2022-06-06Add --warn:reflective-naming (backport #2561) (#2565)mergify[bot]
2022-02-01Improve error reporting (backport #2376) (#2379)mergify[bot]
2022-01-10Apply scalafmtJack Koenig
2021-08-23Use BufferedCustomFileEmission in CircuitSerializationAnnotationJack Koenig
2021-08-23Emit .fir lazily, overcomes JVM 2 GiB String limitJack Koenig
2021-02-26Expose AnnotationSeq to Module. (#1731)Jiuyang Liu
2021-02-11Fix stack trace trimming across Driver/ChiselStage (#1771)Schuyler Eldridge
2020-10-01Move Chisel3 to SPDX license conventions (#1604)Chick Markley
2020-09-09Add new annotation for Chisel Circuit serialization (#1580)Jack Koenig
2020-08-12Switch to HowToSerialize for Emission (#1405)Schuyler Eldridge
2020-06-19Memoize the hashcode of the ChiselCircuitAnnotation (#1485)Jack Koenig
2020-03-11Wrap elaboration in ChiselExceptionSchuyler Eldridge
2019-09-11Move dontTouch, RawModule, and MultiIOModule out of experimental (#1162)Jim Lawson
2019-08-12Aspect-Oriented Programming for Chisel (#1077)Adam Izraelevitz
2019-05-22Add chisel3.stage AnnotationsSchuyler Eldridge
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-01 08:43:03 +0000