| Age | Commit message (Collapse) | Author |
|
The litOption field currently has no type that can be inferred. Some
subtypes override it and give it a type, but the original declaration
should have a type so things like bundles can override it.
|
|
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
Minor updates to Element's documentation to conform with ScalaDoc style.
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
Adds documentation of Arithmetic, Bitwise, and Comparison operators for
SInt.
The duplication of documentation between UInt and SInt strongly indicate a
unification around Num would make sense.
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
This adds documentation of Arithmetic, Comparison, and Bitwise operator
methods of UInt.
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
This includes general documentation for the arithmetic and comparison
operators of Num.
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
This puts Data's connection methods, `:=` and `<>`, in the ScalaDoc
`Connect` group. These groups will propagate through to all children of
Data, e.g., UInt, and cause those methods to be grouped in the ScalaDoc of
these children.
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
This places all do_* methods (and two unary methods in SInt and FixedPoint
that act like do_* methods) inside the ScalaDoc group
"SourceInfoTransformMacro". Classes/objects which need information about
this group have an additional bare trait mixed in, `SourceInfoDoc`, that
provides information about the group and its priority.
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
This adds the ScalaDoc group "Connect" to the Data class.
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
|
|
|
|
|
|
|
|
|
|
Fixes #852
|
|
See https://github.com/freechipsproject/chisel3/issues/867 for future API discussion
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
members properly forward to DontCareBinding
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Provide direct conversion from ChiselIR to FIRRTL.
Provide Driver support for dumping ProtoBuf.
|
|
Resolves #841
|
|
Add chisel3.experimental.IO for programmatic port creation in Raw and
MultiIOModules. suggestName is required to name ports that cannot be
named by reflection. Two ports cannot be given the same name.
|
|
Fixes #763
Add tests for #763 and #472
This has a few implications
* Constructing a literal no longer increments _T_ suffixes
* Internally, wrapping a literal Bits in Node(...) will work
* Literal Bools work in withReset/withClockAndReset
|
|
|
|
The Vec constructor invokes the gen argument for each element in the
Vec. Since VecInit invokes cloneSupertype which touches every element of
the input Seq, this was an n^2 operation. Vec.apply accepts its
arguments by value so cloneSupertype is only called once. It then calls
cloneType on that once for each element in the Vec, which is constant
time reducing the overall complexity of VecInit to just n.
|
|
|
|
* Add test for UIntToOH
* Pad UIntToOH inputs to support oversized output widthds
* Optimize Bits.pad in case of known widths
* Add missing import and fix test in OneHotMuxSpec
|
|
|