index
:
chiselX
abstract-module
master
scala3-main-test
scala3-support
scala3-support-chisel6
Chisel with SFC compatibility
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2017-04-14
Fix macOS install instructions for homebrew package manager (#575)
yep
2017-04-13
Module Hierarchy Refactor (#469)
Richard Lin
2017-04-12
Fix one hot mux (#573)
Chick Markley
2017-04-07
Change Enum to emit minimum widths of 1 (#574)
Jack Koenig
2017-04-04
Use input element to decide if Vec of values has direction (#570)
Jack Koenig
2017-04-04
Define CompileOptions case class to support CompileOptions manipulation. (#572)
Jim Lawson
2017-04-02
Make Module instantiations draw clock from Builder instead of parent (#568)
Jack Koenig
2017-04-02
Merge pull request #564 from ucb-bar/bugfix-lost-width-on-fixed-literals
grebe
2017-03-28
Creating FixedPoint literals was throwing away width when specifically provided.
chick
2017-03-27
Support Vec(0) fields in Bundles, just like Option[Data]; add test
Andrew Waterman
2017-03-24
Fix getWidth on empty Vecs; add test
Andrew Waterman
2017-03-24
Fixed fix, allow Mux of different binary points and widths (#559)
Richard Lin
2017-03-17
Add single arg constructor back to compatibility reg (#553)
Richard Lin
2017-03-13
Revert "Change Vec creation to check if gen is lit (and hence needs t… (#530)
Jim Lawson
2017-03-08
Deprecate old Reg with nulls constructor (#455)
Richard Lin
2017-03-08
Move log2Up and log2Down to compatibility wrapper
Andrew Waterman
2017-03-08
Avoid log2Up in tests
Andrew Waterman
2017-03-08
Avoid log2Up in ShiftRegisterTester
Andrew Waterman
2017-03-08
Improve UIntToOH behavior on incorrect inputs; avoid log2Up
Andrew Waterman
2017-03-08
In OHToUInt, use log2Ceil instead of log2Up
Andrew Waterman
2017-03-08
Use zero-width wire for 1-entry enum
Andrew Waterman
2017-03-08
In Counter, use log2Ceil instead of log2Up
Andrew Waterman
2017-03-08
Fix the widths of QueueIO.count and ArbiterIO.chosen for entries=0
Andrew Waterman
2017-03-08
Improve Reverse's exception behavior; avoid log2Up
Andrew Waterman
2017-03-08
Correct Fill's exception behavior; avoid log2Up
Andrew Waterman
2017-02-28
Fix minor typo in readme (#537)
Siddhanathan Shanmugam
2017-02-28
Use test_run_dir for more tests. (#534)
Jim Lawson
2017-02-27
Add test for digit field names in Records
Jack Koenig
2017-02-27
Record: allow elements to start with a digit
Wesley W. Terpstra
2017-02-27
Update BetterNamingTests to use NamedModuleTester
Jack Koenig
2017-02-24
Fix mismatch between Chisel and Firrtl on UInt -& UInt
Jack Koenig
2017-02-24
Test that large Vecs can have widths inferred
jackkoenig
2017-02-24
Escape % in assertion messages
Jack Koenig
2017-02-23
Fend off future bug - replace FixedPoint ":=" with "connect". (#516)
Jim Lawson
2017-02-22
Bugfix #513. Fix BPSet width inference in Chisel3 (#523)
Adam Izraelevitz
2017-02-21
Use chisel3 in libraryDependencies example. (#520)
Jim Lawson
2017-02-17
Builderreflectionfix (#515)
Angie Wang
2017-02-16
Add scaladoc examples for Vec and Bundle (#511)
Chick Markley
2017-02-16
Add support for clock and reset scoping (#509)
Jack Koenig
2017-02-15
Blackbox comments spelling correction thanks to edwardcwang
Fabien Marteau
2017-02-15
BlackBox documentation: adding the verilog template to generate
Fabien Marteau
2017-02-15
Adding a BlackBox example in code documentation
Fabien Marteau
2017-02-15
Implement asTypeOf, refactor internal APIs (#450)
Richard Lin
2017-02-15
Fixed point factory stuff (#505)
Chick Markley
2017-02-08
Fix random failures in CompatibilitySpec (#498)
Jack Koenig
2017-02-08
Add Analog type
Jack Koenig
2017-02-08
Add counter for depth of when scope
Jack Koenig
2017-02-08
Fix up deprecation warnings and clean up CompatibiltySpec code. (#471)
Jim Lawson
2017-02-08
Bump sbt version.
Jim Lawson
2017-02-07
Fix up Absolute value #abs (#491)
Chick Markley
[next]