summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2017-02-15Blackbox comments spelling correction thanks to edwardcwangFabien Marteau
2017-02-15BlackBox documentation: adding the verilog template to generateFabien Marteau
2017-02-15Adding a BlackBox example in code documentationFabien Marteau
2017-02-15Implement asTypeOf, refactor internal APIs (#450)Richard Lin
2017-02-15Fixed point factory stuff (#505)Chick Markley
2017-02-08Fix random failures in CompatibilitySpec (#498)Jack Koenig
2017-02-08Add Analog typeJack Koenig
2017-02-08Add counter for depth of when scopeJack Koenig
2017-02-08Fix up deprecation warnings and clean up CompatibiltySpec code. (#471)Jim Lawson
2017-02-08Bump sbt version.Jim Lawson
2017-02-07Fix up Absolute value #abs (#491)Chick Markley
2017-02-07Add generateFirrtl() method to ChiselSpec.scala (#423)Jim Lawson
2017-02-07Name all the thingsducky
2017-02-07Add macro for compile options materialize to prevent its use in chisel coreducky
2017-02-07Rename SeqMem to SyncReadMem. (#490)Jim Lawson
2017-02-03Added vec IO tests for #104 (#480)Jim Lawson
2017-02-03Fix potential NPE if we try to evaluate isMissingIOWrapper() inside IO(). (#479)Jim Lawson
2017-02-02Revamp VendingMachine.scala as cookbook examplejackkoenig
2017-02-02Bring cookbook up to date with chisel3 APIjackkoenig
2017-02-01Move backend compilation utilities (#400)Jim Lawson
2017-01-31fix buildInfoPackage name (and comment)Jim Lawson
2017-01-31Make Module and Bundle properly use empty namespacesJack
2017-01-31Add compile [to Verilog] to ChiselRunnersJack
2017-01-31Fix spelling of ChiselExecutionSuccessJack
2017-01-31Move blackbox verilog implementations within reach of verilator (#453)Chick Markley
2017-01-30Add shift register with reset (#439)Stevo
2017-01-27Add pointer to ScalaDoc. (#397)Jim Lawson
2017-01-27Deprecate firrtlToVerilog in favor of compileFirrtlToVerilog (#367)Jack Koenig
2017-01-27Make uselessly public fields in utils privatejackkoenig
2017-01-27Clean names of private vals in Modulesjackkoenig
2017-01-27Add basic Chisel2 compatibility sanity checks. (#340)Jim Lawson
2017-01-27Have checkpoint report (and clear) non-fatal errors. (#376)Jim Lawson
2017-01-27Provide package-level text to reduce ScalaDoc white space. (#432)Jim Lawson
2017-01-26Change definition of root project to minimize potential confusion.Jim Lawson
2017-01-26Use the same firrtl for all sub-projects.Jim Lawson
2017-01-26doesn't lose old firrtl options annotations + transforms (#458)Angie Wang
2017-01-25Better name propagation by macros (#327)Richard Lin
2017-01-20Add Record as new superclass of Bundle (#366)Jack Koenig
2017-01-20Mark Annotation and FixedPoint as experimental (#444)Chick Markley
2017-01-13Make fromBits work with types other than UInt (#424)grebe
2017-01-11Merge pull request #391 from grebe/fixedPointFromBitsAdam Izraelevitz
2017-01-11Merge branch 'master' into fixedPointFromBitsAdam Izraelevitz
2017-01-10Make stop() immediately end simulation for Verilator tests (#434)Jack Koenig
2017-01-10Merge branch 'master' into fixedPointFromBitsgrebe
2017-01-04Merge pull request #430 from ucb-bar/updatereadme426Jim Lawson
2017-01-03Update FIRRTL cloning instructions.Jim Lawson
2016-12-22Merge branch 'master' into fixedPointFromBitsgrebe
2016-12-19Merge pull request #360 from ucb-bar/exceptionfixJim Lawson
2016-12-19Merge branch 'master' into exceptionfixJim Lawson
2016-12-15Merge branch 'master' into fixedPointFromBitsgrebe
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-01 08:26:41 +0000