summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/main/scala/Core.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/main/scala/Core.scala b/src/main/scala/Core.scala
index 4e4a4671..facb1e81 100644
--- a/src/main/scala/Core.scala
+++ b/src/main/scala/Core.scala
@@ -712,7 +712,7 @@ abstract class Bits(dirArg: Direction, width: Int) extends Element(dirArg, width
def andR = (this === Bits(-1))
def xorR = bits_redop(XorReduceOp)
- def bitSet(off: BigInt, dat: Bits): Bits = {
+ def bitSet(off: UInt, dat: Bits): Bits = {
val bit = UInt(1, 1) << off
this & ~bit | dat.toSInt & bit
}