summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/main/scala/chisel3/stage/ChiselStage.scala1
-rw-r--r--src/main/scala/chisel3/stage/phases/Emitter.scala7
2 files changed, 3 insertions, 5 deletions
diff --git a/src/main/scala/chisel3/stage/ChiselStage.scala b/src/main/scala/chisel3/stage/ChiselStage.scala
index e4ff77d0..2dbb5b9d 100644
--- a/src/main/scala/chisel3/stage/ChiselStage.scala
+++ b/src/main/scala/chisel3/stage/ChiselStage.scala
@@ -20,7 +20,6 @@ class ChiselStage extends Stage with PreservesAll[Phase] {
val targets: Seq[Dependency[Phase]] =
Seq( Dependency[chisel3.stage.phases.Checks],
- Dependency[chisel3.stage.phases.Elaborate],
Dependency[chisel3.stage.phases.AddImplicitOutputFile],
Dependency[chisel3.stage.phases.AddImplicitOutputAnnotationFile],
Dependency[chisel3.stage.phases.MaybeAspectPhase],
diff --git a/src/main/scala/chisel3/stage/phases/Emitter.scala b/src/main/scala/chisel3/stage/phases/Emitter.scala
index 31e21542..7fb9ef91 100644
--- a/src/main/scala/chisel3/stage/phases/Emitter.scala
+++ b/src/main/scala/chisel3/stage/phases/Emitter.scala
@@ -30,10 +30,9 @@ class Emitter extends Phase {
Dependency[AddImplicitOutputAnnotationFile],
Dependency[MaybeAspectPhase] )
- override def invalidates(phase: Phase): Boolean = phase match {
- case _: Elaborate => true
- case _ => false
- }
+ override def optionalPrerequisiteOf = Seq(Dependency[Convert])
+
+ override def invalidates(phase: Phase): Boolean = false
def transform(annotations: AnnotationSeq): AnnotationSeq = {
val copts = view[ChiselOptions](annotations)