summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/test/scala/chiselTests/InlineSpec.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/test/scala/chiselTests/InlineSpec.scala b/src/test/scala/chiselTests/InlineSpec.scala
index 2d9bd792..fae927ec 100644
--- a/src/test/scala/chiselTests/InlineSpec.scala
+++ b/src/test/scala/chiselTests/InlineSpec.scala
@@ -72,7 +72,7 @@ class InlineSpec extends AnyFreeSpec with ChiselRunners with Matchers {
"should compile to low FIRRTL" - {
val chiselAnnotations =
chiselStage
- .execute(Array("-X", "low", "--target-dir", "test_run_dir"),
+ .execute(Array("--no-run-firrtl", "--target-dir", "test_run_dir"),
Seq(ChiselGeneratorAnnotation(() => new Top)))
chiselAnnotations.collect{ case a: FlattenAnnotation => a} should have length(1)