summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/chiselTests')
-rw-r--r--src/test/scala/chiselTests/Clock.scala3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/test/scala/chiselTests/Clock.scala b/src/test/scala/chiselTests/Clock.scala
index 58a491ef..2ae1d3e9 100644
--- a/src/test/scala/chiselTests/Clock.scala
+++ b/src/test/scala/chiselTests/Clock.scala
@@ -7,6 +7,7 @@ import chisel3.testers.BasicTester
class ClockAsUIntTester extends BasicTester {
assert(true.B.asClock.asUInt === 1.U)
+ assert(true.B.asClock.asBool === true.B)
stop()
}
@@ -18,6 +19,8 @@ class WithClockAndNoReset extends RawModule {
val a = withClock(clock2) {
RegNext(in)
}
+
+ in.asUInt()
out := a
}