summaryrefslogtreecommitdiff
path: root/src/test/scala/ChiselTests/LFSR16.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/ChiselTests/LFSR16.scala')
-rw-r--r--src/test/scala/ChiselTests/LFSR16.scala30
1 files changed, 30 insertions, 0 deletions
diff --git a/src/test/scala/ChiselTests/LFSR16.scala b/src/test/scala/ChiselTests/LFSR16.scala
new file mode 100644
index 00000000..2683247f
--- /dev/null
+++ b/src/test/scala/ChiselTests/LFSR16.scala
@@ -0,0 +1,30 @@
+package ChiselTests
+import Chisel._
+
+class LFSR16 extends Module {
+ val io = new Bundle {
+ val inc = Bool(INPUT)
+ val out = UInt(OUTPUT, 16)
+ }
+ val res = Reg(init = UInt(1, 16))
+ when (io.inc) {
+ val nxt_res = Cat(res(0)^res(2)^res(3)^res(5), res(15,1))
+ res := nxt_res
+ }
+ io.out := res
+}
+
+
+class LFSR16Tester(c: LFSR16) extends Tester(c) {
+ var res = 1
+ for (t <- 0 until 16) {
+ val inc = rnd.nextInt(2)
+ poke(c.io.inc, inc)
+ step(1)
+ if (inc == 1) {
+ val bit = ((res >> 0) ^ (res >> 2) ^ (res >> 3) ^ (res >> 5) ) & 1;
+ res = (res >> 1) | (bit << 15);
+ }
+ expect(c.io.out, res)
+ }
+}