summaryrefslogtreecommitdiff
path: root/core/src
diff options
context:
space:
mode:
Diffstat (limited to 'core/src')
-rw-r--r--core/src/main/scala/chisel3/Aggregate.scala2
1 files changed, 1 insertions, 1 deletions
diff --git a/core/src/main/scala/chisel3/Aggregate.scala b/core/src/main/scala/chisel3/Aggregate.scala
index c5a917fa..df992bb9 100644
--- a/core/src/main/scala/chisel3/Aggregate.scala
+++ b/core/src/main/scala/chisel3/Aggregate.scala
@@ -342,7 +342,7 @@ object VecInit extends SourceInfoDoc {
// DummyImplicit or additional type parameter will break some code.
// Check that types are homogeneous. Width mismatch for Elements is safe.
- require(!elts.isEmpty)
+ require(elts.nonEmpty, "Vec hardware values are not allowed to be empty")
elts.foreach(requireIsHardware(_, "vec element"))
val vec = Wire(Vec(elts.length, cloneSupertype(elts, "Vec")))