summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/package.scala
diff options
context:
space:
mode:
Diffstat (limited to 'core/src/main/scala/chisel3/package.scala')
-rw-r--r--core/src/main/scala/chisel3/package.scala3
1 files changed, 0 insertions, 3 deletions
diff --git a/core/src/main/scala/chisel3/package.scala b/core/src/main/scala/chisel3/package.scala
index d5a4bfae..64cfa8b9 100644
--- a/core/src/main/scala/chisel3/package.scala
+++ b/core/src/main/scala/chisel3/package.scala
@@ -207,9 +207,6 @@ package object chisel3 {
a.allElements
}
def getModulePorts(m: Module): Seq[Port] = m.getPorts
- // Invalidate API - a DontCare element for explicit assignment to outputs,
- // indicating the signal is intentionally not driven.
- val DontCare = chisel3.internal.InternalDontCare
class BindingException(message: String) extends ChiselException(message)
/** A function expected a Chisel type but got a hardware object