summaryrefslogtreecommitdiff
path: root/core/src/main/scala/chisel3/VerificationStatement.scala
diff options
context:
space:
mode:
Diffstat (limited to 'core/src/main/scala/chisel3/VerificationStatement.scala')
-rw-r--r--core/src/main/scala/chisel3/VerificationStatement.scala2
1 files changed, 2 insertions, 0 deletions
diff --git a/core/src/main/scala/chisel3/VerificationStatement.scala b/core/src/main/scala/chisel3/VerificationStatement.scala
index 1b13b86c..10cece60 100644
--- a/core/src/main/scala/chisel3/VerificationStatement.scala
+++ b/core/src/main/scala/chisel3/VerificationStatement.scala
@@ -178,6 +178,7 @@ object assert extends VerifPrintMacrosDoc {
compileOptions: CompileOptions
): Assert = {
val id = new Assert()
+ message.foreach(Printable.checkScope(_))
when(!Module.reset.asBool()) {
failureMessage("Assertion", line, cond, message)
Builder.pushCommand(Verification(id, Formal.Assert, sourceInfo, Module.clock.ref, cond.ref, ""))
@@ -343,6 +344,7 @@ object assume extends VerifPrintMacrosDoc {
compileOptions: CompileOptions
): Assume = {
val id = new Assume()
+ message.foreach(Printable.checkScope(_))
when(!Module.reset.asBool()) {
failureMessage("Assumption", line, cond, message)
Builder.pushCommand(Verification(id, Formal.Assume, sourceInfo, Module.clock.ref, cond.ref, ""))